No inclusion in multi level caches
Date
Authors
Major Professor
Advisor
Committee Member
Journal Title
Journal ISSN
Volume Title
Publisher
Altmetrics
Authors
Research Projects
Organizational Units
Journal Issue
Is Version Of
Versions
Series
Department
Abstract
Inclusive property in multi-level cache has been the norm in most processor architectures. Nevertheless, recent trends in cache implementations call for a reexamination of this issue. This thesis analyzes and evaluates the traditional inclusive scheme, no-inclusiON scheme and mutual exclusion scheme. Using a Simple Scalar-based simulation and the SPEC2000 benchmark, it is been shown that the no-inclusion scheme, one of the non-inclusion schemes, provides the best performance. Further the thesis proposes two techniques to optimize the no inclusion scheme by selectively writing back data from L1 to L2. The first optimization filters out stack data that are unlikely to be accessed again immediately, and the second one filters out non-stack data of poor temporal locality. The two techniques not only reduce the L1-L2 traffic but also improve the efficiency of L2 cache as a backup storage. The simulation results show that these optimizations may reduce the main memory accesses by up to 23% and improve the performance of the no-inclusion scheme by up to 9%.