Feasibility study of silicon pixel detector

dc.contributor.author Tanadi, Trismardawi
dc.contributor.department Electrical and Computer Engineering
dc.date 2020-11-22T06:52:43.000
dc.date.accessioned 2021-02-26T09:07:21Z
dc.date.available 2021-02-26T09:07:21Z
dc.date.copyright Tue Jan 01 00:00:00 UTC 2002
dc.date.issued 2002-01-01
dc.description.abstract <p>Ancient Greek philosophers believed that atom was the smallest part of matter and was indivisible. In the time since, scientists have continually accumulated information that shows the inconsistency of the idea of the atom as the smallest particle. Modern physicists have shown the existence of subatomic particles. As part of the effort to help answer questions about the nature of the subatomic particles, the Relativistic Heavy Ion Collider (RHIC) was built at Brookhaven National Laboratory. RHIC is a complex piece of machinery whose primary function is to smash high-speed ions into each other, hopefully creating a shower of subatomic particles in the collision. In order to detect the resulting particles, many different types of detectors have been proposed and employed. Monolithic silicon pixel detectors have been studied extensively because we can have the detecting element and the readout electronics integrated onto the same silicon wafer. Couple advantages of this approach compare to having separate silicon wafers for the detecting element and the readout electronic are: (1) Thin device. (2) No detector-electronic connection. We are able to improve the speed of the MIMOSA chip of LEPSI/IreS by employing column in parallel readout instead of serial readout. We also propose a new pixel structure that would give us the ability for the array to sample the events at the same time. A new read out technique of Read-Read-Again is also being implemented. The idea of this technique is basically read each particular pixel twice, once for the actual signal excited by particle hit and then we reset the pixel before we read the second time for the reset signal. The Read-Read-Again technique will compensate the fixed pattern noise (FPN) for the non-uniformity of the threshold voltage of the source follower transistor in the pixel. Our study shows that monolithic silicon pixel detector is feasible to be built in the custom twin-tub CMOS fabrication process. This is good because a well-established fabrication process already exists. Our study also shows a promising result of employing the Read-Read-Again technique.</p>
dc.format.mimetype application/pdf
dc.identifier archive/lib.dr.iastate.edu/rtd/21331/
dc.identifier.articleid 22330
dc.identifier.contextkey 20252506
dc.identifier.doi https://doi.org/10.31274/rtd-20201118-295
dc.identifier.s3bucket isulib-bepress-aws-west
dc.identifier.submissionpath rtd/21331
dc.identifier.uri https://dr.lib.iastate.edu/handle/20.500.12876/98698
dc.language.iso en
dc.source.bitstream archive/lib.dr.iastate.edu/rtd/21331/Tanadi_ISU_2002_T36.pdf|||Fri Jan 14 22:36:39 UTC 2022
dc.subject.keywords Electrical and computer engineering
dc.subject.keywords Electrical engineering
dc.title Feasibility study of silicon pixel detector
dc.type article
dc.type.genre thesis
dspace.entity.type Publication
relation.isOrgUnitOfPublication a75a044c-d11e-44cd-af4f-dab1d83339ff
thesis.degree.discipline Electrical Engineering
thesis.degree.level thesis
thesis.degree.name Master of Science
Original bundle
Now showing 1 - 1 of 1
1.53 MB
Adobe Portable Document Format