Simultaneous placement and timing optimization using buffer insertion, cell replication and gate sizing
Simultaneous placement and timing optimization using buffer insertion, cell replication and gate sizing
Date
2001-01-01
Authors
Nowak, Brian
Major Professor
Advisor
Committee Member
Journal Title
Journal ISSN
Volume Title
Publisher
Altmetrics
Authors
Research Projects
Organizational Units
Electrical and Computer Engineering
Organizational Unit
Journal Issue
Series
Department
Electrical and Computer Engineering