ParaHist: FPGA Implementation of Parallel Event-Based Histogram for Optical Flow Calculation
Date
2020-07-31
Authors
Major Professor
Advisor
Committee Member
Journal Title
Journal ISSN
Volume Title
Publisher
IEEE
Abstract
In this paper, we present an FPGA-based architecture for histogram generation to support event-based camera optical flow calculation. Our proposed histogram generation mechanism reduces memory and logic resources by storing the time difference between consecutive events, instead of the absolute time of each event. Additionally, we explore the trade-off between system resource usage and histogram accuracy as a function of the precision at which time is encoded. Our results show that across three event-based camera benchmarks we can reduce the encoding of time from 32 to 7 bits with a loss of only approximately 3% in histogram accuracy. In comparison to a software implementation, our architecture shows a significant speedup.
Series Number
Journal Issue
Is Version Of
Versions
Series
Academic or Administrative Unit
Type
Presentation
Comments
This is a manuscript of a proceeding published as Pivezhandi, Mohammad, Phillip H. Jones, and Joseph Zambreno. "ParaHist: FPGA Implementation of Parallel Event-Based Histogram for Optical Flow Calculation." In 2020 IEEE 31st International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 185-188. IEEE, 2020.
DOI: 10.1109/ASAP49362.2020.00038.
Copyright 2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Posted with permission.