Real-time Simulation of Dynamic Vehicle Models using a High-performance Reconfigurable Platform

dc.contributor.author Zambreno, Joseph
dc.contributor.author Monga, Madhu
dc.contributor.author Karkee, Manoj
dc.contributor.author Sun, Song
dc.contributor.author Steward, Brian
dc.contributor.author Tondehal, Lakshmi
dc.contributor.author Steward, Brian
dc.contributor.author Kelkar, Atul
dc.contributor.author Zambreno, Joseph
dc.contributor.department Agricultural and Biosystems Engineering
dc.date 2018-02-14T16:16:38.000
dc.date.accessioned 2020-06-29T22:34:12Z
dc.date.available 2020-06-29T22:34:12Z
dc.date.copyright Sun Jan 01 00:00:00 UTC 2012
dc.date.embargo 2014-09-21
dc.date.issued 2012-01-01
dc.description.abstract <p>A purely software-based approach for Real-Time Simulation (RTS) may have difficulties in meeting real-time constraints for complex physical model simulations. In this paper, we present a methodology for the design and im-plementationofRTS algorithms,basedontheuseof Field-ProgrammableGateArray(FPGA) technologytoimprove the response time of these models. Our methodology utilizes traditional hardware/software co-design approaches to generate a heterogeneous architecture for an FPGA-based simulator. The hardware design was optimized such that it efficiently utilizes the parallel nature of FPGAs and pipelines the independent operations. Further enhancement is obtained through the use of custom accelerators for common non-linear functions. Since the systems we examined had relatively low response time requirements, our approach greatly simplifies the software components by porting the computationally complexregionsto hardware.We illustratethe partitioningofa hardware-based simulator design across dual FPGAs, initiateRTS usinga system input froma Hardware-in-the-Loop (HIL) framework, and use these simulation results from our FPGA-based platform to perform response analysis. The total simulation time, which includes the time required to receive the system input over a socket (without HIL), software initialization, hardware computation, and transferof simulation results backovera socket, showsa speedup of 2× as compared to a simi-lar setup with no hardware acceleration. The correctness of the simulation output from the hardware has also been validated with the simulated results from the software-only design.</p>
dc.description.comments <p>This article was published in <em>Procedia Computer Science</em> 9 (2012): 338–347, doi:<a href="http://dx.doi.org/10.1016/j.procs.2012.04.036" target="_blank">10.1016/j.procs.2012.04.036</a> under a Creative Commons license (CC BY-NC-ND 3.0).</p>
dc.identifier archive/lib.dr.iastate.edu/abe_eng_conf/414/
dc.identifier.articleid 1415
dc.identifier.contextkey 6142615
dc.identifier.s3bucket isulib-bepress-aws-west
dc.identifier.submissionpath abe_eng_conf/414
dc.identifier.uri https://dr.lib.iastate.edu/handle/20.500.12876/444
dc.language.iso en
dc.source.bitstream archive/lib.dr.iastate.edu/abe_eng_conf/414/2012_Monga_RealTime.pdf|||Sat Jan 15 00:10:49 UTC 2022
dc.source.uri 10.1016/j.procs.2012.04.036
dc.subject.disciplines Agriculture
dc.subject.disciplines Bioresource and Agricultural Engineering
dc.subject.disciplines Electrical and Computer Engineering
dc.subject.disciplines Mechanical Engineering
dc.subject.keywords Mechanical Engineering
dc.subject.keywords Electrical and Computer Engineering
dc.subject.keywords FPGA
dc.subject.keywords Real-Time Simulation
dc.subject.keywords Hardware-in-the-Loop
dc.subject.keywords Non-linear functions
dc.subject.keywords Hardware acceleration
dc.title Real-time Simulation of Dynamic Vehicle Models using a High-performance Reconfigurable Platform
dc.type article
dc.type.genre conference
dspace.entity.type Publication
relation.isAuthorOfPublication 6b50c6ab-3956-451d-af5d-d9fd7c763fb3
relation.isAuthorOfPublication ef71fa01-eb3e-4e29-ade7-bcb38f2968b0
relation.isOrgUnitOfPublication 8eb24241-0d92-4baf-ae75-08f716d30801
File
Original bundle
Now showing 1 - 1 of 1
Name:
2012_Monga_RealTime.pdf
Size:
1.16 MB
Format:
Adobe Portable Document Format
Description: